👑 Premium Sign in Sign up

VL20 · Sem 6 · Computer architecture

Accumulator (register + adder datapath)

Aim: Build the datapath at the core of a simple CPU.

🧪 Live simulation🧊 Real-time 3D bench⚠ Simulated values, not physical measurements

🔬 Virtual lab

Starting the lab…

📘 Theory

An accumulator adds the input to a register on each enabled clock. Register + ALU + control is the skeleton of every processor datapath.

acc⁺ = acc + d

🧰 Apparatus (virtual)

  • Yosys
  • simulator

📝 Procedure

🎤 Viva questions

What is a datapath

The registers and functional units that move and transform data.

What is the control unit

The FSM that sequences the datapath.

🛡️ Safety

Software only. Area and timing use generic teaching assumptions; they are not silicon measurements or sign-off results.

📚 Tools & references